

FORM PTO-1449 MODIFIED		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		Application Number	09/519,282
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				Filing Date	March 7, 2000
				First Named Inventor	Daniel Lenoski
				Group Art Unit	2661
				Examiner Name	RAO, SEEMA SRINIVAS
Sheet	1	of	1	Attorney Docket No.	97437

U.S. PATENT DOCUMENTS				
EXAMINER'S INITIALS	Cite No.	Document Number	ISSUE or PUBL. DATE (MM-DD-YYY)	Name of Patentee or Applicant of Cited Document
JNM	AA	US - 5402415	03-28-1995	Jonathan S. Turner
	AB	US - 5229991	07-20-1993	Jonathan S. Turner
	AC	US - 5260935	11-09-1993	Jonathan S. Turner
	AD	US - 5339311	08-16-1994	Jonathan S. Turner
	AE	US - 5179556	01-12-1993	Jonathan S. Turner
	AF	US - 5179551	01-12-1993	Jonathan S. Turner
	AG	US - 4901309	2-13-1990	Jonathan S. Turner
	AH	US - 4849968	07-18-1989	Jonathan S. Turner
	AI	US - 4829227	05-09-1989	Jonathan S. Turner
	AJ	US - 4734907	03-29-1988	Jonathan S. Turner
	AK	US - 4494230	01-15-1985	Jonathan S. Turner
	AL	US - 4491945	01-01-1985	Jonathan S. Turner
	AM	US - 4630260	12-16-1986	Toy et al.
	AN	US - 4893304	01-09-1990	Giacopelli et al.
	AM	US - 5127000	06-30-1992	Michel A. R. Henrion
	AN	US - 5173897	12-22-1992	Schrodi et al.
	AO	US - 5253251	10-12-1993	Toshiya Aramaki
	AP	US - 5842040	11-24-1998	Hughes et al.

EXAMINER'S INITIALS	Cite No.	OTHER DOCUMENTS
JNM	AQ	JONATHAN S. TURNER, "An Optimal Nonblocking Multicast Virtual Circuit Switch," June 1994, Proceedings of Infocom, 8 pages.
JNA	AR	CHANEY ET AL., "Design of a Gigabit ATM Switch," Feb. 5, 1996, WUCS-96-07, Washington University, St. Louis, MO, 20 pages.
JNA	AS	TURNER ET AL., "System Architecture Document for Gigabit Switching Technology," Aug. 27, 1998, Ver. 3.5, ARL-94-11, Washington University, St. Louis, MO, 110 pages.

8/29/2003